

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5(1)




FIG. 5(2)




FIG. 6

207

257 209 210

206

y

x

208

		N1	N2	N3	N4	N5
L1	0 0					
L2	1 1	0	1	1	0	0
L3	0 0					
L4	0 0					
L5	1 0					
L6	1 1	0	0	0	0	1
L7	0 0					
L8	1 1	0	1	1	0	0
L9	0 0					
L10	0 0					
L11	0 0					
L12	1 0					
L13	1 1	0	0	0	0	1
L14	0 0					
L15	1 1	0	1	1	0	0
L16	0 0					
L17	0 0					
L18	1 0					
L19	0 0					

FIG.7(1)

0100 1101 0001 1010 010 ~ 207
0100 0101 0000 1010 000 ~ 209
208
(L2)01100
(L6)00001
(L8)01100
(L13)00001
(L15)01100

TOTAL OF 63 BIT

FIG. 7(2)

(L1)00000
(L2)01100
(L3)00000
(L4)00000
(L5)01100
(L6)00001
(L7)00000
(L8)01100
(L9)00000
(L10)00000
(L11)00000
(L12)01100
(L13)00001
(L14)00000
(L15)01100
(L16)00000
(L17)00000
(L18)01100
(L19)00000

TOTAL OF 95 BIT

FIG.8




FIG. 9




FIG. 10




FIG.11




FIG.13

		M0	M1	M2	M3	M4
407	1101	DRIVE WAVEFORM GENERATION	0	1	1	1
	1102	COATING DATA TRANSFER	0	0	0	1
	1103	DATA ROTATION	*	0	1	0
		LATCH CLOCK L-CK	0	0	1	1
		SHIFT CLOCK S-CK	0	0	1	1
408	1104	SWITCH S1	*	*	S1B	S1A
	1105	SWITCH S2	*	*	CLOSE	OPEN

FIG. 12




FIG. 14

